

AN10714_1

Using the BLF574 in the 88-108 MHz FM band

Rev. 1.02 — July 24, 2008

Application note

Document information

Info	Content
Keywords	BLF574, HV LDMOS
Abstract	This application note describes the Class-B CW (FM) performance of the 50V, unmatched, BLF574 device in the 88 – 108 MHz frequency band.

Revision history

Rev	Date	Description
1.01	9 June 2008	Revision 1.01
1.02	24 July 2008	Change in Figure 3, list of components, for component B1

Contact information

For additional information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

1. Introduction

The BLF574 is a new, 50V, push-pull transistor using NXP's High Voltage 6th generation of LDMOS technology. The two push-pull sections of the device are completely independent from each other inside the package. There is an internally integrated ESD diode protecting the gates of the device.

The device is unmatched and is designed to be used for applications anywhere below 600 MHz where very high power and efficiency are required. Common applications would be FM and VHF broadcast, or in laser or ISM applications.

Great care has been taken during the design of the high voltage process to ensure that the device achieves high ruggedness. This is a critical parameter for successful broadcast operations. The device can achieve greater than a 10:1 VSWR for all phase angles at full operating power. Another design goal was to minimize the size of the applications circuit. This is important in that it will allow amplifier designers to maximize the power in a given amplifier size. The design highlighted in this application note achieves 600W in the 88-108 MHz band in a space smaller than 2" x 4". The circuit is only as wide as the transistor itself, so transistors can be arranged in the final amplifier as close as physically possible and still enable adequate room for the circuit implementation.

This application note describes the design and the performance of the BLF574 for Class-B CW and FM type applications in the 88-108 MHz frequency band.

2. Circuit Diagram and Layout

2.1 Circuit Schematics





Fig 1. BLF574 88-108 MHz Input Circuit Schematic



2.2 List of Components

List of components BLF574 Layout			
Component	Description	Component	Description
Q1	78L08 voltage regulator	C1, C10, C11	ATC – ATC100B220GT500X 22pF
Q2	2N2222	C2, C3	ATC – ATC700B472JT500X 4700pF
Q3	BLF574	C4, C7	Murata – GRM31MR71H105KA88L 1uF
Microstrip	Length x Width (mils)	C5, C6, C9	Murata – GRM21BR71H104KA01L 100nF
L1	855 x 69	C8	ATC – ATC100B621JT100X 620pF
L2	364 x 65	C12, C13	ATC – ATC100B301JT200X 300pF
L3	390 x 69	C14	ATC – ATC100B7R5CT500X 7.5pF
L4, L5	243 x 218	C15	ATC – ATC100B180JT500X 18pF
L6, L7	See artwork file	C16	Murata – GRM21BR72A104K 100nF
L8, L9	205 x 218	C17	N/A
L10, L11	511 x 520	C18	Murata - GRM32ER72A225A35 2.2uF
L12, L13	345 x 520	C19	United Chemi-Con – EKMG101ELL102MM40S 1000uF
L14, L15	348 x 150	R1	Bourns 3214W-1-201E 200Ω potentiometer
L16, L17	See artwork file	R2, R3	Vishay Dale - CRCW0805432RFKEA 432Ω
L18	3 turns, 7" 14 gauge wire on 0.450 diameter	R4	Vishay Dale - CRCW08052K00FKTA 2kΩ
L19	834 x 69	R5	Vishay Dale - CRCW080575R0FKTA 75Ω
L20	373 x 72	R6	N/A
L21	551 x 65	R7, R9	Vishay Dale - CRCW08051K10FKEA 1.1kΩ
L22	Small ferroxcube	R8, R13	Vishay Dale – CRCW08059R09FKEA 9.1Ω
B1	2.5" Microcoax 047-50 through Amidon ferrite core BN-61-202	R10	Vishay Dale – CRCW0805 11kΩ
B2	4.9 " 0.141" 50 ohm flexible coax cable Microcoax UT-141C-Form-F	R11	Vishay Dale – CRCW08055R11FKEA 5.1Ω
T1, T2	2.5" Microcoax 047-25-TP through Amidon ferrite core BN-61-202	R12	Vishay Dale – CRCW2010499RFKEF 499Ω
T3, T4	3.4" 0.086" 25 ohm Belden flexible cable	R14	Vishay Dale – CRCW08055K10FKTA 5.1kΩ
		R15	Vishay Dale – CRCW0805909RFKTA 910Ω
		R16	Vishay Dale – CRCW0805300KFKEA 300kΩ
		LED1	King Bright – APT2012CGCK

PC-board material: Taconic RF35, $\epsilon_r = 3.5$, thickness 30 mils, 1oz copper on each side

Fig 3. BLF574 88-108 MHz List of Components

The semirigid cable lengths listed in Figure 2 are illustrated in Figure 3. They are the lengths of the semirigid before trimming back the outer conductor and dielectric material.





Fig 4. Cable length definition

2.3 Layout

The following figure shows the layout of the FM band BLF574 circuit.



2.4 Board form factor

Care has been taken to minimize board space for the design. The figure below shows how 600W can be generated in a space only as wide as the transistor itself.



Fig 6. BLF574 88-108 MHz FM demo

3. Design of the Amplifier

3.1 Mounting Considerations

For good thermal contact, heatsink compound should be used when mounting the BLF574 in the SOT539A package to the heatsink. For an even better thermal contact, the devices can be soldered down to the heatsink. This lowers the junction temperature at high operating powers and can result in slightly better performance.

The NXP website can be consulted for application notes on the recommended mounting procedure for this type of device. Please direct your browser to

[http://www.rfpower.nl/cdrom/upload/QuickUpload/File/Bolt down Recommendations.pdf](http://www.rfpower.nl/cdrom/upload/QuickUpload/File/Bolt%20down%20Recommendations.pdf)

3.2 Bias Circuit

A temperature compensated bias circuit is used. The bias circuit is supplied by an 8V voltage regulator (Q1). Q2 is the temperature sensor and must be mounted in good thermal contact with the device under test, Q3. R1 sets the quiescent current. The gate voltage correction is about -4.8 to -5.0 mV/°C. R2 is used to reduce the Vgs range. Q2 generates the basic -2.2 mV/°C at its base and this is multiplied up by the R14/R15 ratio for a temperature slope of about -15 mV/°C. The multiplication ability of the transistor is the reason it is used rather than a diode. A portion of the -15 mV/°C is summed into the potentiometer R1. R4 sets the amount of temperature compensation. The ideal value proved to be 2 k Ω . The value of R11 and R13 are not important to the temperature compensation. They are used only for base band stability and to improve IMD asymmetry at lower power levels.

4. Amplifier Alignment

There are a few points within the circuit that allow performance parameters to be readily traded off for one another. In general, the following performance tradeoffs are observed when adjusting different components in the circuit:

Effect of changing output capacitor, C14:

Making the capacitor smaller than the nominal 7.5pF has the effect of improving the efficiency across the band at the expense of P1dB performance. Increasing the capacitance here will improve P1dB, but doesn't help more at the low end of the band than at the high end.

Effect of changing input capacitor, C1:

Making the capacitor smaller than the nominal 22pF has the effect of increasing the gain at the expense of P1dB.

Effect of mounting of the output 4:1 transformers:

If the output 4:1 transformers have the middle part of the loop raised above the board, there is 0.5A or so less current draw at P1dB than if they lie flat onto the board.

Effect of lengthening the output balun:

The nominal length of the output balun is 4.9 inches. This tends to optimize performance at the high end of the frequency band. To trade in this performance to aid at the low end of the band, the balun can be lengthened from 4.9" to 8".

Effect of adding capacitance off the drain:


The nominal capacitance off the drains is 22pF. About 0.1dB of compression performance can be gained at the expense of about 1% efficiency by taking away this capacitance. Likewise, capacitance can be added at this point to gain efficiency at the expense of linearity.

Compression performance can be traded off for higher efficiency. The two circuits use the same baseline circuit with the following differences:

Table 1. How to trade off linearity for efficiency

Component	High P1dB	High Efficiency
C12 / C13	300pF	180pF
C14	9.1pF and 3.3pF together	3.3pF
B2	8" 50 ohm	4.9" 50 ohm

The results of the two different tunes are shown in the figure below.




5. RF Performance Characteristics

5.1 Continuous Wave Performance Summary

This table summarizes the Class-B performance of the BLF574 at 50V, 200mA, and Theatsink = 25 degrees C.

Frequency (MHz)	Output Power (W)	Gain (dB)	Efficiency (%)
88	600	27.3	71.5
98	600	27.5	75
108	600	27.5	73

5.2 Continuous Wave Performance Graphs



The following figure shows how the gain and efficiency vary for a variety of drain voltage conditions.




Fig 9. Gain and Efficiency for Varying Drain Voltages

Class B and Class AB performance are shown in the following figure.






Fig 10. Class B and Class AB Gain and Efficiency

6. Impedances

The following table shows impedances for each section of the BLF574. These are generated from a first order equivalent circuit of the device and can be used to get the first pass matching circuits.




The convention for these impedances is shown in the figure below. They indicate the impedances looking into 1/2 the device.




7. Baseplate Drawings

7.1 Input Baseplate Drawing



7.2 Device Insert Drawing



7.3 Output Baseplate Drawing




Fig 15. Output Baseplate Drawing

8. Reliability

Time to Failure (TTF) is defined as the expected time elapsed until 0.1% of the devices of a sample size fail. The predominant failure mode for LDMOS devices is electromigration. The TTF for this mode is dependant primarily upon junction temperature, T_j . There is also a dependency upon current density. Once the device is measured, and a good knowledge is obtained for the average operating current for the application, the TTF can be calculated using the figure below.

The first step will be to use the R_{th} of the device to calculate the junction temperature. For the BLF574, the R_{th} from the junction to the device flange is 0.25 K/W. If the device is soldered down to the heatsink, this same figure can be used in determining T_j . If the device is greased down to the heatsink, the figure becomes 0.4 K/W.

From the operating efficiency, the T_j can be determined for a given heatsink temperature. For example, if the device is running at 600W of RF output power at 70% efficiency on a heatsink that is at 40 degrees C, the following TTF is calculated for a device greased down to the heatsink:

Dissipated Power = 257W

Temperature rise = Dissipated Power x R_{th} = 257 W x (0.4 K/W) = 103 deg C

T_j = $T_{heatsink}$ + T_{rise} = 40 C + 103 C = 143 C

The operating current in this case is 17A. The curve for $T_j = 140$ deg C intersects the x-axis point of 17A at a TTF of 50 years. It can be estimated that 0.1% of the devices would fail in 50 years.




Fig 16. BLF574 Time To Failure

9. Test Setup Block Diagram




Fig 17. BLF574 General Test Setup

10. PC Board Layout Files




Fig 18. BLF574 88-108 MHz Gerber Files

11. Legal information

11.1 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

11.2 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of a NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is for the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

11.3 Licenses

Purchase of NXP <xxx> components

<License statement text>

11.4 Patents

Notice is herewith given that the subject device uses one or more of the following patents and that each of these patents may have corresponding patents in other jurisdictions.

<Patent ID> — owned by <Company name>

11.5 Trademarks

Notice: All referenced brands, product names, service names and trademarks are property of their respective owners.

<Name> — is a trademark of NXP B.V.

12. Index

D
Dummy index entry 3

13. Contents

1.	Introduction	3
2.	Circuit Diagram and Layout.....	4
2.1	Circuit Schematics	4
2.2	List of Components	6
2.3	Layout	7
2.4	Board form factor	8
3.	Design of the Amplifier	9
3.1	Mounting Considerations.....	9
3.2	Bias Circuit.....	9
4.	Amplifier Alignment	9
5.	RF Performance Characteristics.....	12
5.1	Continuous Wave Performance Summary	12
5.2	Continuous Wave Performance Graphs.....	12
6.	Impedances.....	14
7.	Baseplate Drawings	15
7.1	Input Baseplate Drawing	15
7.2	Device Insert Drawing	16
7.3	Output Baseplate Drawing	17
8.	Reliability	18
9.	Test Setup Block Diagram	19
10.	PC Board Layout Files	20
11.	Legal information	21
11.1	Definitions	21
11.2	Disclaimers.....	21
11.3	Licenses	21
11.4	Patents.....	21
11.5	Trademarks	21
12.	Index.....	22
13.	Contents.....	23
14.	Contents.....	24

14. Contents

1.	Introduction	3
1.1	Heading 2.....	Error! Bookmark not defined.
1.1.1	Heading 3.....	Error! Bookmark not defined.
1.1.1.1	Heading 4.....	Error! Bookmark not defined.
2.	Legal information	21
2.1	Definitions	21
2.2	Disclaimers.....	21
2.3	Licenses	21
2.4	Patents.....	21
2.5	Trademarks	21
3.	Index.....	22
4.	Contents.....	23
5.	Contents.....	24

Please be aware that important notices concerning this document and the product(s) described herein, have been included in the section 'Legal information'.

© NXP B.V. 2007. All rights reserved.

For more information, please visit: <http://www.nxp.com>
 For sales office addresses, email to: salesaddresses@nxp.com

Date of release: <(D)D Month YYYY>

Document identifier: <DOC_ID>

